Skip to content

jdhruv555/Hardware-Accelerated-ML-FPGA.

Repository files navigation

FPGA_ML_Accelerator

Contributors: Dhruv Jha

This project is based on the implementation of ML models on the FPGA boards. We have used kintex-7 Genesys 2 and PYNQ z2 Board.

Click here for Pynq Basic Documentaion by us

We will be using Vitis HLS 2023 version for making the .bit and .tcl file for the model specific hardware design.

Resources for ViT study -

The first project i did in vitis HLS was array addition. The cpp file for source and testbench have been added along with the header file.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors

Languages